



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/683,231	12/04/2001	Alain Benayoun	FR920000052	8295
24241	7590	08/12/2004	EXAMINER	
IBM MICROELECTRONICS INTELLECTUAL PROPERTY LAW 1000 RIVER STREET 972 E ESSEX JUNCTION, VT 05452			LAM, DANIEL K	
		ART UNIT		PAPER NUMBER
		2667		4
DATE MAILED: 08/12/2004				

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>
	09/683,231	BENAYOUN ET AL.
	<b>Examiner</b> Daniel K Lam	<b>Art Unit</b> 2667

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

1) Responsive to communication(s) filed on 26 May 2004.  
 2a) This action is **FINAL**.                    2b) This action is non-final.  
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

4) Claim(s) 1-13 is/are pending in the application.  
 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
 5) Claim(s) \_\_\_\_\_ is/are allowed.  
 6) Claim(s) 1-13 is/are rejected.  
 7) Claim(s) \_\_\_\_\_ is/are objected to.  
 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

9) The specification is objected to by the Examiner.  
 10) The drawing(s) filed on 04 December 2001 is/are: a) accepted or b) objected to by the Examiner.  
     Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
     Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
 a) All    b) Some \* c) None of:  
 1. Certified copies of the priority documents have been received.  
 2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413)
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date. _____
3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date _____.	5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)
	6) <input type="checkbox"/> Other: _____.

#### DETAILED ACTION

1. This action is in response to amendment filed on May 26, 2004.

##### *Drawings*

2. Proposed drawings 1-3 and 8A are objected to as failing to comply with 37 CFR 1.84 because descriptive labels that are necessary for understanding the drawings, are missing:

- Descriptive labels for numerals 13-1 to 13-4 and 15-1 to 15-4 are missing in fig. 1.
- Descriptive labels for numerals 202, 203-1, 203-8, 212-1, 212-8, and 220 are missing in fig. 2.
- Descriptive labels for numerals 221, 222, and 223, 316, 318, and 224 are missing in fig. 3.
- Descriptive labels for numerals 800, 802, 804, and 220 are missing in fig. 8A.

3. Applicant is required to submit a proposed drawing correction in reply to this Office action. However, formal correction of the noted defect may be deferred until after the examiner has considered the proposed drawing correction. Failure to timely submit the proposed drawing correction will result in the abandonment of the application.

##### *Specification*

4. The abstract of the disclosure is objected to because the form and legal phraseology often used in patent claims, such as "means" and "said," should be avoided. Correction is required. See MPEP § 608.01(b).

##### *Claim Objections*

5. **Claims 6 (original) and 7 (original)** are objected to because, in lines 2 and 1 respectively, “the switch module” lacks antecedent basis. Appropriate correction is required.

***Claim Rejections - 35 USC § 112***

6. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

7. **Claim 4** is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

**Claim 4 (original)** recites the limitation of “the additional byte configuration” in line 6. There is insufficient antecedent basis for this limitation in the claim.

***Claim Rejections - 35 USC § 102***

8. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) and the Intellectual Property and High Technology Technical Amendments Act of 2002 do not apply when the reference is a U.S. patent resulting directly or indirectly from an international application filed before November 29, 2000.

Therefore, the prior art date of the reference is determined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

9. **Claims 1, 8, 9, and 10** is rejected under 35 U.S.C. 102(e) as being anticipated by U. S. Pat. No. 6,501,734 issued to Yu et al (hereinafter Yu).

Regarding **claims 1 (amended), 8 (amended), 9 (amended), and 10 (amended)**, Yu discloses a switching module (as in claim 1), a switching structure (as in claim 8), a cross-connected switching structure (as in claim 9), and a switch in a data transmission system (as in claim 10), comprising:

- A transmit MAC module 70a including queuing logic 74 stores data packets in its internal receive FIFO and external memory 36 (A first receiver which stores data packets in a first memory or a second memory; claims 1, 8, 9, and 10). See fig. 3A, col. 5, lines 20-22, and col. 6, lines 56-60.
- A expansion port 14 (72b) including queuing logic 74 stores data packets in its internal receive FIFO and external memory 36 (A second receiver which stores a second data packets in a first memory or a second memory; claims 1, 8, 9 and 10). Also see fig. 3A, col. 5, lines 20-22, and col. 6, lines 56-60.
- A transmit MAC module 70c including dequeuing logic 76 transfers data packets from external memory 36 to its internal transmit FIFO (A first output which outputs a first subset of the first data packets and the second data packets; claims 1, 8, 9, and 10). See fig. 3A, and col. 6, lines 60-63.
- A transmit expansion port 14 (72d) including dequeuing logic 76 transfers data packets from external memory 36 to its internal transmit FIFO (A second output

which outputs a second subset of data packets; claims 1, 8, 9, and 10). See fig. 3A, col. 5, lines 20-22, and col. 6, lines 60-63.

- An integrated multiport switch 20b comprises a switch subsystem 42 coupled to the receive and transmit MAC modules 70a, 72b, 70c, and 72d (A switch coupled to the first and the second receiver and coupled to the first and the second output for routing the first subset and the second subset to the respective first or second output; claims 1, 8, 9, and 10). See figures 2 and 3A, col. 5, lines 20-22, and col. 6, lines 30-34.
- Three integrate multiport switches, namely 12a, 12b, and 12c. Each integrated multiport switch has an expansion port 30 that contains an expansion input port and an expansion output port. The expansion input and output ports are daisy chained to enable the multiple multiport switches 12 to be cascaded together (A first expansion data-out circuit of the first switching module is connected to a first expansion data-in circuit of the second switching module, and a first expansion data-out circuit of the second switching module is connected to a first expansion data-in circuit of the first switching module; claims 8 and 9). See fig. 1, and col. 4, lines 33-37.
- Each switch 12 is coupled to 10/100 physical layer transceivers 16 configured for sending and receiving data packets. Each transceiver 16 connects up to 4 network stations (LAN adapters connects to the LANs; claim 10). The packet switch network 10 comprises three switches 12 (A crossbar switch interconnects all LAN adapters and comprises at least two switching modules; claim 10). See fig. 1, and col. 4, lines 18-25.

***Claim Rejections - 35 USC § 103***

10. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

11. **Claims 2-7 and 11-13** are rejected under 35 U.S.C. 103(a) as being unpatentable over U. S. Pat. No. 6,501,734 issued to Yu et al (hereinafter Yu) in view of U. S. Pat. No. 5,689,500 issued to Chiussi et al (hereinafter Chiussi).

Regarding **claim 2 (original)**, although Yu discloses the limitations in claim 1 discussed earlier, he does not disclose:

- The first receiver further comprises a set of 'm' data-in circuits for receiving the first plurality of data packets from a plurality of LAN adapters.

Each data-in further comprising:

- A first memory for storing the first subset of the first plurality of data packets, and a second memory for storing the second subset of the first plurality of data packets.
- A selector for sending each received frame of the first plurality of data packets either to the first memory or the second memory.

Chiussi discloses a representative implementation of a switching node having 6 input port cards 0 to 5 in an input port unit 110 (see fig. 1), comprising:

- An input port card 0 with an ALM 0 interfaces to 0-31 sub-ports 100. See fig. 1, and col. 2, lines 34-41.

Art Unit: 2667

- An ABM 0 receives data packets from the ALM 0, determines the destination of the data packets, and stores them separately in output queues out 1 to 5. Also see fig. 1, and col. 2, lines 34-41.

Therefore, it would have been obvious to those having ordinary skill in the art, at the time of invention, to develop a switching module having a first receiver with first and second memories, a second receiver with first and second memories, a first output, a second output, a switch that connects the first and the second receivers and first and second outputs together, and the first receiver having a set of "m" data-in circuits that comprise a first memory, a second memory, and a selector, for a key reason. Since a multiport LAN switch may connect to network stations and gateways that have different data rates (such as 10 Mbps, 100 Mbps, or 1Gbps), the first and second memories in the first and second receivers will allow the switch to selectively forward the data packets among the network stations and gateways without having to concern with data loss as taught by Yu. See col. 3, lines 33-43.

Regarding **claim 3 (amended)**, in addition to disclose the limitations in claim 2 discussed earlier, Chiussi further discloses the switching node is an ATM switch with an ATM layer manager and an ATM buffer manager integrated circuits (data packets are sized as ATM data). See col. 2, lines 28-31, and lines 45-46.

Regarding **claim 4 (original)**, in addition to disclose the limitations in claim 3 discussed earlier, Chiussi further discloses the switching node, comprises:

Art Unit: 2667

- An output port card 0 with an ALM 0 interfaces to 0-31 sub-ports 160 (the first output comprises a set of 'p' data-out circuits for receiving the first subset of the first plurality of data packets and the second plurality of data packets). See fig. 1.
- A routing and arbitration 305 within a switch module ASX (the switch comprises a controller for configuring at each time period a plurality of address lines to route the first subset of the first plurality of data packets and the second plurality of data packets to the appropriate data-out circuit according to the additional byte configuration). See fig. 3, and col. 3, lines 29-32.

Regarding **claim 5 (original)**, in addition to disclose the limitations in claim 2 discussed earlier, Chiussi further discloses the switching node, comprises:

- An output port card 1 with and an ABM 1 and an ALM 1 interface to 0-31 sub-ports 160 (the second output comprises a set of 'n' data-out circuits for receiving the second subset of the first plurality of data packets and the second plurality of data packets). See fig. 1, and col. 2, lines 35-41.
- The ABM 1 receives data packets from the switching module ASX, buffers them separately in sub port queues 1 to 31, and then forwards them to the ALM 1 (each expansion data-out circuit comprise storage for storing the second subset of the first data packets received from the corresponding data-in circuit). Also see fig. 1.

Regarding **claim 11 (original)**, in addition to disclose the limitations in claim 10 discussed earlier, Yu further discloses the switch is in a packet switched network, such as an Ethernet (IEEE 802.3) network. However, the switch is also applicable to other types of packet switched systems (at least one of the LANs transmits a plurality of data frames

to another one of the LANs through the crossbar switch, each frame comprising data packets). See col. 3, lines 19-24. Furthermore, Chiussi discloses the switching node is an ATM switch with an ATM layer manager and an ATM buffer manager integrated circuits. See col. 2, lines 28-31, and lines 45-46.

Regarding **claim 12 (amended)**, Yu discloses a method for routing data packets having Local Area Networks interconnected by a hub including LAN adapters connected to the LANs and a crossbar switch, comprising:

- A switch 12a couples to 10/100 physical layer transceivers 16 configured for sending and receiving data packets. Each transceiver 16 connects up to 4 network stations (LAN adapters connects to the LANs). The packet switch network 10 comprises three switches 12 (A crossbar switch interconnects all LAN adapters and comprises at least two switching modules). See fig. 1, and col. 4, lines 18-25.
- A transmit MAC module 70a including queuing logic 74 stores data packets in its internal receive FIFO and external memory 36 (A first receiver which stores data packets in a first memory or a second memory of the first receiver). See fig. 3A, col. 5, lines 20-22, and col. 6, lines 56-60.
- An expansion port 14 (72b) including queuing logic 74 stores data packets in its internal receive FIFO and external memory 36 (A second receiver which stores a second data packets in a first memory or a second memory). Also see fig. 3A, col. 5, lines 20-22, and col. 6, lines 56-60.
- A transmit MAC module 70c including dequeuing logic 76 transfers data packets from external memory 36 to its internal transmit FIFO (A first output which outputs a

first subset of the first data packets and the second data packets). See fig. 3A, and col. 6, lines 60-63.

- A transmit expansion port 14 (72d) including dequeuing logic 76 transfers data packets from external memory 36 to its internal transmit FIFO (A second output which outputs a second subset of data packets). See fig. 3A, col. 5, lines 20-22, and col. 6, lines 60-63.
- An integrated multiport switch 20b comprises a switch subsystem 42 coupled to the receive and transmit MAC modules 70a, 72b, 70c, and 72d (A switch coupled to the first and the second receiver and coupled to the first and the second output for routing the first subset and the second subset to the respective first or second output). See figures 2 and 3A, col. 5, lines 20-22, and col. 6, lines 30-34.

Chiussi further discloses:

- An ATM cell header 501 contains vpi 502 and vci 503 for routing cell to its destination output port (each data packets have a fixed bytes size with one byte containing the respective final destination address). See fig. 5.
- Input port unit 110 receives data packets (receiving data packets within the first switching module). See fig. 1.
- The switching node assigns a vp\_base value, between vp\_base and vp\_base plus max\_vpi, in the LUT 1 table for switching the income cells to the correct destination output ports (comparing the final destination address a switch module address range of the first switching module). See fig. 8, and col. 7, lines 15-17.

- Stores the cells in memory located in output port card 0 to be sent to the appropriate sub port, or in output port card 1 to be routed to the next switching module (storing data packet into an internal memory of the first switching module for further outputting to the appropriate LAN adapter if the final destination address matches, or storing the data packet in an expansion memory of the first switching module for further routing to the second switching module). See fig. 1.

Regarding **claims 6 (original), 7 (original), and 13 (original)**, in addition to disclose the limitations in claims 1 and 12 discussed earlier, Chiussi further discloses the switching node assigns a vp\_base value, in between vp\_base and vp\_base plus max\_vpi, in the LUT 1 table for switching the income cells to the correct output ports (an address configurator for predefining the address of the switch module as in claim 6; the address of the switch module is a bit configuration to be compared to the module bit configuration of each incoming data packet as in claim 7; assigning a switch module address range as in claim 13). See fig. 8, and col. 7, lines 15-17.

***Response to Arguments***

12. Applicant's arguments with respect to **claims 1-13** have been considered but are moot in view of the new ground(s) of rejection.

***Contact Information***

13. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Daniel K. Lam whose telephone number is (703) 305-8605. The examiner can normally be reached on Monday-Friday from 8:30 AM to 4:30 PM.

Art Unit: 2667

If attempt to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chi Pham can be reached on (703) 305-4378. The fax phone number for this Group is (703) 872-9314.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 305-4700.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status Information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

DKL *dkl*  
July 26, 2004

KWANG BIN YAO  
PRIMARY EXAMINER  
